Conventional CMOS scaling and the Moore's law have been the cornerstone of progress in computing hardware technology. However, with dimensional scaling expected to end soon, there is a pressing need to find the next information processing hardware that can continue to support the technology revolution. Will this hardware solution be an enhanced or an augmented version of MOSFET or a switch based on a radically new switching mechanism. Ultimately, do we require a complete deviation from the Boolean paradigm itself? In this invited paper, we will review some of the actively pursued future logic, merged logic-memory and related concepts.
While it remains unclear which of these options will eventually make it into commercial products, we will argue-based on lessons learnt from the past two decades of transistor development-that sustained and systematic research with careful benchmarking from future workload and applications viewpoint remains the key to success in the quest for the new information processing hardware.
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INTRODUCTION
Technology scaling has led to an unprecedented level of integration with billions of high-speed nano-transistors on a single chip reducing the cost per function. On the device technology front, device engineers have achieved through continued scaling, new transistor breakthroughs, and introduced innovations at a rapid pace followed by successful launch of commercially successful products such as high performance microprocessors that presently power over a billion mobile smartphones, personal computers, and massive data centers.
We have achieved this by overcoming seemingly fundamental barriers to transistor scaling imposed by natural laws of physics allowing us to sustain an aggressive scaling roadmap in a persistent effort towards enhancing the energy efficiency of the transistors. We will outline this incredible journey that spans over last sixteen years of logic transistor research and development. We will argue that serendipity has always played a key role in shaping this remarkable path of transistor innovation. Recent innovations in silicon complementary metal oxide semiconductor (CMOS) transistors that have achieved successful commercial implementations include strained channel transistors, high-k metal gate transistors and non-planar Tri-gate transistors as illustrated in Fig. 1 [1 -3] .
The road ahead in our quest for the next transistor / switch as a hardware solution is fraught with complex challenges. New transistor architectures such as gate-all-around vertical and horizontal nanowires, new band engineered channels such as quantum-well FinFETs are being pursued as revolutionary transistors. At the same time, new switching mechanisms such as band-to-band tunneling and insulator-metal phase transitions are vigorously being explored to enable steep slope transistors. Some of these designs and architectures are even venturing into the concept of stabilizing the "negative capacitance" in a ferroelectric dielectric integrated within the gate stack to boost the performance of a conventional transistor. We will summarize the current stateof-the-art of these new transistors in the following sections.
Figure 1: Logic transistor innovation and evolutionary roadmap
At this stage, it's not clear which of these options will find their way into commercial products. However, as history has proven before, the research will find its way into technologies in unexpected ways, provided we remain vigilant and committed. 
BOLTZMANN TRANSISTORS

Quantum-Well (QW) FinFETs
Power constrained scaling of CMOS technology places several stringent requirements on the performance metrics of the underlying device, such as drive-current, leakage current, on-to-off state current ratio, subthreshold slope, Drain Induced Barrier Lowering (DIBL), all which have to be satisfied simultaneously. The key requirement however, is to reduce dynamic power dissipation which can be achieved by scaling down the supply voltage (VDD) because power dissipation is proportional to the square of VDD. At reduced VDD, however, traditional silicon CMOS is limited by reduced drive currents. In this context, III−V compound semiconductor material systems are being actively researched because they afford competitive drive currents at lower supply voltages. The advantage primarily stems from the reduced effective mass in III−V materials which results in higher mobility. Recently, InGaAs and InAs heterostructure FinFETs have been demonstrated as an n-channel alternative to Si FinFET [4−6] . InAs single and dual Quantum Well (QW) FinFETs exhibit peak mobility >3,000 cm 2 /V-sec. Projected short-channel InAs QW FinFETs are expected to show 15% higher drive current with comparable short channel effects as Silicon FinFETs, making them a potential candidate for future transistors.
Inter-Band Tunnel FETs (TFETs)
In the future, even high mobility transistors will face supply voltage VDD scaling challenges as we near 500mV supply due to the fundamental 60mV/decade sub-threshold swing limitation in MOSFETs arising from the fundamental Boltzmann limit. Consequently, any further threshold voltage scaling leads to severe increase in static power dissipation. TFETs with gated band-toband tunneling at the source-channel junction [7] potentially leads to filtering of the high-energy tail of the Femi-Dirac distribution of electrons in the source of TFET. This band-pass filtering action at the source-channel junction leads to an effective "cooling" of the carrier population and results in sub-kT/q or sub-60mV/decade of sub-threshold swing at room temperature. Thus, TFETs enable aggressive VDD scaling without degrading the ON-state performance of the transistors. Figure 3 shows the experimental transfer (IDS-VGS) and output (IDS-VDS) characteristics for the fabricated PTFET and NTFET. GaAs0.35Sb0.65 channel PTFETs exhibit ION =30μA/μm at ION/IOFF = 10 5 . The PTFET output characteristics exhibit negative differential resistance (NDR) and saturation at low temperature as contribution from mid-gap Dit is suppressed. In0.65Ga0.35As channel NTFET shows ION =275μA/μm at ION/IOFF=3×10 5 . The switching slope (SS) in the fabricated TFETs surpasses the Boltzmann limit of 60 mV/decade at room temperature. This dilution of SS is a consequence of mid-gap Dit with slow response time. To suppress the response of mid-gap Dit, we perform pulsed IDS-VGS measurement on TFETs with the input gate-voltage VGS pulse having rise-times varying from 10μs down to 300 ns to assess actual switching performance. Fig. 3(d,h) shows the SS as a function of drain current for various gate pulse rise times. We achieve SS=55mV/decade for NTFET and SS=115mV/decade for PTFET at room temperature in pulsed mode measurements. Consequently, engineering high-quality scaled gate dielectrics and tunnel barriers in the As-Sb system is fundamental to the realization of high ION with steep switching slope demonstration in TFETs.
LANDAU TRANSISTORS
While TFETs harness the alternate tunneling transport mechanism within conventional semiconductors, a new paradigm for enabling sub-kT/q switching devices exploits an entirely new class of materials with unique properties, enabled by novel materials physics, and unavailable in conventional semiconductors. Such phenomena include insulator-metal transitions, ferroelectricity, piezoelectricity; and in this context, their corresponding transistor implementations can be broadly classified as Landau transistors because of the similar double-well energy landscape associated with phase transitions described by the Landau theory [10] . Here, we will describe two Landau transistor concepts: The Phase-FET based on the phenomenon of abrupt insulator-metal transition (IMT), and the Negative Capacitance (NC) FET that harnesses negative capacitance in a composite ferroelectric dielectric gate stack, both of which are being actively pursued as steep-slope transistor options.
Phase FETs
Phase-FETs utilize the phenomenon of an abrupt insulatormetal transition (IMT) that arises from collective interactions in certain materials, and manifests itself as orders of magnitude change in resistivity. This change is induced due to a fundamental change in the band-structure, and the bandgap and subsequent amplification of the carrier concentration. For example, in the prototypical IMT material, vanadium dioxide (VO2), an electrical stimulus applied to a two-terminal VO2 device collapses the 0.6eV bandgap in the insulating state, transforming VO2 into a metal (no bandgap) along with up to 4 orders of change in resistivity [11] .
The concept of the phase-FET entails the integration of such IMT materials into the source of a conventional transistor (Fig.  4(a) ) [12] . The gate-terminal voltage VGS modifies the current flowing through the series combination of the transistor channel and the IMT material, triggering the abrupt and reversible phase transition, and enabling the steep sub-kT/q switching characteristics. Further, the high-resistivity insulating state of the IMT material exponentially reduces the OFF-state leakage of the conventional FET while the orders of magnitude reduction in resistivity following transformation to the metallic state ensures negligible reduction in the ON state drive current of the FET enabling the Phase-FET to exhibit a higher ON-OFF ratio in comparison to the conventional FET; the higher ON-OFF ratio can be translated into higher ON current at matched OFF current of the MOSFET. Thus, such a transistor design seamlessly incorporates the abrupt switching phenomenon in IMT materials with the superior field-effect dynamics of conventional semiconductor based transistors to deliver improved performance. Further, the generality of the Phase-FET design makes it applicable to a p-type transistor as well. Fig. 4(c) shows a p-type Phase FET constructed using a Ge QW FinFET and VO2, exhibiting steep-switching characteristics, and ~60% improvement in ON current in comparison to the conventional transistor at matched OFF-state current [12] . The steep-slope and higher ON-OFF ratio enables VDD scaling, and subsequent reduction in dynamic power.
Negative Capacitance (NC) FETs
While the Phase-FET induces internal voltage amplification at the source side of a conventional MOSFET through the IMT phenomenon, the NC FET aims to exploit the concept of negative capacitance in a ferroelectric-dielectric gate stack to create an internal step-up transformer between the applied gate-voltage VGS and the surface potential Ψs. Negative capacitance, as predicted by the Landau mean-field theory, is an unstable region in the polarization (P) versus electric-field (E) characteristics of a ferroelectric where dP/dE<0. Salahuddin et al. [13] proposed that such an unstable NC region could be stabilized using a dielectric capacitance in series with the ferroelectric. The series combination of a positive capacitance (dielectric and semiconductor band bending) and an effective negative capacitance (arising from the ferroelectric) in the gate stack would amplify the internal node voltage Ψs allowing the NC FET to exhibit steep slope and as well increase the net gate capacitance (Cox) enabling the NC FET to deliver higher ON current in comparison to a conventional FET. HfO2). It can be observed that the transfer characteristics exhibit sub-kT/q switching (turn ON: 13mV/decade; turn OFF: 32mV/decade) owing to the NC in the ferroelectric [14] .
The relatively large hysteresis which is a concern for voltage scaling and low voltage operation arises due to the capacitance mismatch between the ferroelectric and dielectric, and can be alleviated through scaling of the ferroelectric thickness. Additionally, scaled ferroelectrics are also necessary to maintain compatibility with the tight fin-pitch at scaled technology nodes. Scaling conventional PZT to the sub-10nm thickness has been a challenge. Thus, this has spurred the earnest development of HfO2-ZrO2 alloys [15] which are able to exhibit ferroelectricity at scaled dimensions with appropriate materials engineering, and remains a promising direction.
NON-BOOLEAN COMPUTING ARCHITECTURES
Until now, Boolean logic has been the back-bone of information processing facilitating an excellent general purpose computing platform. However, there are certain computationally hard problems like combinatorial optimization and associative computation wherein this conventional paradigm is fundamentally inadequate. It has been proposed that dynamical systems like synchronized oscillators which incorporate inherent parallelism in their dynamics could enable an efficient solution paradigm such problems. Such systems are envisioned as analog co-processors that would augment the conventional CMOS computing platform. The electrically induced IMT in VO2 incorporates a fundamental instability across the phase transition. This an instability can be exploited through a negative feedback, engineered using a series resistance (e.g. MOSFET channel) to realize low-power relaxation oscillators ( Fig.6(a)(b) ). Further, since the computational fabric entails their coupling, a capacitive coupling scheme is used to facilitate the exchange of reactive power among the oscillators while simultaneously preventing them from disturbing each other's quiescent point [16] . The phase synchronization dynamics of such a capacitively coupled VO2 oscillator systems provides an experimental test-bed for solving computationally hard problems. In particular, the solution to two specific problems: a) Higher order distance norm computation (for applications like Saliency detection) (Fig.  6(c)(d)(e) ) [16] [17] b) Vertex coloring of graphs (Fig. 6(f)(g)(h) ) is experimentally demonstrated [18] . Thus, such dynamical systems could also potentially provide an alternate hardware approach to achieving computational efficiency.
CONCLUSIONS
The quest for the next generation of information processing hardware is still ongoing. Several options such as: a) transistor architectures ranging from designs that entail replacing the channel (QW FinFETs) to exploiting an alternate steep switching transport phenomena (TFETs), all the way to integrating new materials phenomena (NC FET, Phase FET); as well as b) devices and circuits that support alternate non-Boolean computing paradigms (as co-processors) are potential candidates. The eventual solution, even though currently unclear, will eventually be found through systematic and perseverant research efforts. (e)
